delay is observed if the same technology is used. The compact libraries will be beneficial to semiconductor suppliers as well as design houses that create their own set of standard cells from time to time to be independent from foundries.
In section II, an algorithm used to determine the CyHP libraries are explained. Section III shows the delay, area, power, and synthesis time results achieved with the CyHP libraries produced by this algorithm. An application of the CyHP libraries to an industry design is given in section IV.
II. ALGORITHM TO DETERMINE CELL SET
Generally there is no fixed rule to determine which cells a standard cell library should contain and the organization of a library is often determined in an empirical way. In this study, When a cell is removed from the library, the target circuit is reconstructed by using other cells. The degree of circuit reconstruction depends on both functionality of the removed cell and its occurrence in the circuit. The more complicated the functionality of the removed cell is, the larger portion of the circuit needs to be reconstructed. Removing a cell that is used frequently will also lead to extensive reconstruction. Since complex cells always have large area, cell area times its occurrence (i.e. the area occupied by a cell in the entire circuit)
can be used as a parameter to measure quantitatively its effect on the circuit structure. On the other hand, the circuit performance is almost unchanged if the change in the reconstruction is insignificant. Thus, the smaller the area occupied by a cell in a circuit, the less significant the effect of that cell to the circuit is.
The cell with the smallest area is least important in terms of performance of the synthesized circuit.
Removing an appropriate number of least important cells from an existing library results in a new library, which has less cells than the original one but does not deteriorate much the performance of the circuit constructed by using the library. The above-mentioned procedure can be used as a heuristic rule to reduce cells of a library. The area occupied by a cell, however, depends on the nature of the circuit itself as well as the algorithm of the logic synthesis tool. Its average value over a large set of benchmark circuits should be used to guarantee the generality of the resulting library. In this study, the ISCAS89 benchmark set [2] is employed. This benchmark set consists of 31 sequential circuits, whose scales range from hundreds to around 20K gates.
The average area portion occupied by a cell is calculated as following.
where N B (31 in this case) is the number of benchmark circuits, f i is the occurrence of the cell in the i-th circuit, a is the cell area and A i is the total area of the i-th circuit.
The flowchart of the library compacting algorithm is shown in Fig. 1 . An existing standard cell library and a set of benchmark circuits are used as the input. The algorithm can be divided into the following steps.
1. Synthesize (and optimize) all benchmark circuits using the original library L.
2. Analyze the circuits generated and use equation (1) The optimization in step 1 is done in a delay-oriented way, i.e.
constraints are set such that the fastest circuits are generated (however, the result does not change if optimization is done in an area-oriented way, i.e. constraints are set such that the smallest circuits are produced).
With a given library containing a large number of cells, the above algorithm produces (in step 3) a series of libraries which have different number of cells. These libraries can be arranged in 
III. RESULTS
Based on the algorithm described in the previous section, an automated library generating system was implemented using Perl In addition to delay, area and power, the average time to synthesize each benchmark is also plotted in Fig. 5 (the synthesis time is calculated in a similar fashion using equation (3)). The average of relative delay, area, power and synthesis time (which are calculated using equation (3)) achieved with these two CyHP libraries are shown in Table III Another important point should be noted is that using these CyHP libraries reduce synthesis time to a half. Large designs often take long time to synthesize, thus this can help to accelerate Table I (the numbers show the average of relative delay, area, power and synthesis time, which are calculated using equation (3)) 
